This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.





UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 06/21/2004

APPLICATION NO.	FILING DA	TE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/847,068	05/01/20	01	Yoav Almog	42390P10913	6986
8791	7590 06	5/21/2004		EXAM	INER
	SOKOLOFF T	HUISMAN, DAVID J			
12400 WILSHIRE BOULEVARD, SEVENTH FLOOR LOS ANGELES, CA 90025				ART UNIT	PAPER NUMBER
				2183	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	09/847,068	ALMOG ET AL.			
Office Action Summary	Examiner	Art Unit			
	David J. Huisman	2183			
The MAILING DATE of this communication Period for Reply	appears on the cover sheet w	ith the correspondence address			
• •	DIVIC CETTO EVOIDE AM	ONTH(S) EDOM			
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFI after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by st Any reply received by the Office later than three months after the m earned patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, however, may a range of the reply within the statutory minimum of thir riod will apply and will expire SIX (6) MON atute, cause the application to become AB	eply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 1	9 April 2004.				
	This action is non-final.				
· <u>-</u>	nce this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with the practice und	•	• •			
Disposition of Claims					
<u> </u>	ion				
 4) Claim(s) 1-19 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 					
5) Claim(s) is/are allowed.	diawii iioiii consideratioji,				
6)⊠ Claim(s) <u>1-19</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction an	d/or election requirement.				
Application Papers					
	in or				
9) The specification is objected to by the Exam10) The drawing(s) filed on <u>01 May 2001</u> is/are:		tad to by the Everiner			
Applicant may not request that any objection to	, , , ,	•			
Replacement drawing sheet(s) including the cor	-	` ,			
11) The oath or declaration is objected to by the	•	• • •			
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for fore	ign priority under 35 U.S.C. §	119(a)-(d) or (f).			
a) ☐ All b) ☐ Some * c) ☐ None of:					
1. Certified copies of the priority docum					
2. Certified copies of the priority docum		· ·			
3. Copies of the certified copies of the p	*	received in this National Stage			
application from the International Bu					
* See the attached detailed Office action for a	list of the certified copies not	received.			
Attachment(s)					
1) Notice of References Cited (PTO-892)		ummary (PTO-413)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	F)/Mail Date Iformal Patent Application (PTO-152)			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB, Paper No(s)/Mail Date	6) Other:	,			
S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office	e Action Summary	Part of Paper No./Mail Date 20040616			

DETAILED ACTION

1. Claims 1-19 have been examined.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment as received on 4/19/2004.

Maintained Rejections

3. Applicant's arguments filed on April 19, 2004 have been fully considered but they are not persuasive. Consequently, Applicant has failed to overcome the rejections set forth in the previous Office Action for claims 1-19, which are respectfully maintained by the examiner and copied below for applicant's convenience.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1, 4-8, 11-14, and 17-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chung (US005774710A) in view of Tran et al. (US005878255A).
- 6. Referring to claim 1, Chung discloses a method comprising:

determining a target of a branch instruction (col. 4, lines 50-52; Although not explicitly mentioned, because the decoder sends the branch targets to the branch prediction control logic, the target must be inherently determined in either the decode or fetch stages);

storing the target of the branch instruction (col. 4, lines 50-52, 39-41; the target sent from the decoder is stored to the branch target buffer 125); and

re-encountering the branch instruction and predicting a target for the branch instruction by accessing the stored target for the branch instruction (col. 4, lines 13-16, 20-23).

- 7. Chung differs from the instant invention because he does not mention that the target of the branch instruction is stored before the branch is fully executed.
- 8. Tran et al. teach the use of an update unit (fig. 2, branch holding register 250, branch update data register 256, comparator 253, and input/output mux 254,257) which allows branch prediction information, including branch targets (successor index col. 10, lines 21-27), to be updated speculatively i.e. before the branch is fully executed (col. 2, lines 63-64). Only when the branch instruction is fully executed i.e. becomes non-speculative is the update data written to the branch prediction array 255 (col. 11, lines 15-17). They further teach that if speculative updates were written directly into the array 255, then the branch information would be skewed with incorrect data if the speculation were wrong resulting in worsened prediction (col. 3, lines 8-12). Performance may be increased by speculatively updating branch prediction information (col. 3, lines 18-20). Moreover, the use of this update unit results in savings in cost and die area (col. 2, lines 49-50).

- 9. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to have modified Chung's branch prediction mechanism by adding an update unit like that of Tran et al.. The Branch Target Buffer 125 of Chung would be in the place of the branch prediction array 255 of Tran. Thus, targets sent from the decode stage could be stored speculatively in the branch update data register 256 of Tran, i.e. before the branch is fully executed.
- 10. One would have been motivated to make this modification because it allows for better performance, prediction and savings in cost leading to an efficient branch prediction mechanism which is the objective of the Chung invention (col. 2, lines 22-24).
- 11. Referring to claim 4, the combination of Chung in view of Tran et al. further discloses in the method of claim 1, wherein storing the target comprises saving the target to a cache (Tran: branch update data register 256).
- 12. Referring to claim 5, the combination of Chung in view of Tran et al. discloses the method of claim 4, wherein the target of the branch instruction is also stored in a branch prediction unit (Chung: Branch Target Buffer 125) after the branch instruction has been fully executed (Chung: fig. 2, col. 4, lines 52-55, 39-43 indicates that the branch target is sent to be stored to the branch prediction unit after execution).
- 13. Referring to claim 6, the combination of Chung in view of Tran et al. discloses the method of claim 5, wherein the target is predicted for the branch instruction before the target of the branch instruction is stored in the branch prediction unit (Chung: col. 4,

lines 20-23 shows that the fetch logic 110 uses the predicted target for fetching before the target is stored in the branch target buffer 125 [col. 4, lines 52-55, 39-43]).

14. Referring to claim 7, the combination of Chung in view of Tran et al. teaches that predicting a target for a branch instruction comprises:

accessing at least one target stored in at least one of the cache (Tran: fig. 2, 256) and the branch prediction unit (Chung: fig. 1, 125);

prioritizing the accessed targets; and

generating a branch prediction based on the prioritized targets.

(Tran et al. teaches that if the currently fetched instruction's address is found in the branch holding register, the branch target (successor index col. 10, lines 21-27) is in the cache (branch update data register 256 col. 10, lines 21-26) and that target is used to generate prediction, otherwise the branch prediction array 255 (Chung: fig. 1, Branch Target Buffer 125) is accessed (col. 9, lines 19-25). Hence, Tran discloses a priority of first accessing the cache 256, then the branch prediction array 255.)

15. Referring to claim 8, Chung discloses an apparatus comprising:

a decoder to determine a target of a branch instruction (Although not explicitly mentioned this limitation is deemed inherent because as the decode stage is the first stage to realize whether or not the fetched instruction is a branch or not and as Chung discloses that the decoder sends the target to the branch target buffer 125 (col. 4, lines 50-53, 39-43) the target must be determined by the decoder);

a cache (fig. 1, branch target buffer 125) to store the target of the branch instruction (col. 4, lines 50-52, 39-41; the target sent from the decoder is stored to the branch target buffer 125); and

a branch prediction unit (fig. 1, branch target buffer 125 and branch prediction control 135) to, upon re-encountering the branch instruction, predict the target of the branch instruction by accessing the target of the branch instruction stored in the cache (col. 4, lines 13-16, 20-23).

- 16. Chung differs from the instant invention because he does not mention that the target of the branch instruction is stored in a cache before the branch is fully executed.
- 17. Tran et al. teach the use of an update unit (fig. 2, branch holding register 250, branch update data register 256, comparator 253, and input/output mux 254,257), which allows branch prediction information, including branch targets (successor index col. 10, lines 21-27), to be updated speculatively i.e. before the branch is fully executed (col. 2, lines 63-64). Only when the branch instruction is fully executed i.e. becomes non-speculative is the update data written to the branch prediction array 255 (col. 11, lines 15-17). They further teach that if speculative updates were written directly into the array 255, then the branch information would be skewed with incorrect data if the speculation were wrong resulting in worsened prediction (col. 3, lines 8-12). Performance may be increased by speculatively updating branch prediction information (col. 3, lines 18-20). Moreover, the use of this update unit results in savings in cost and die area (col. 2, lines 49-50).
- 18. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to have modified Chung's branch prediction mechanism by adding an

update unit like that of Tran et al.. The Branch Target Buffer 125 of Chung would be in the place of the branch prediction array 255 of Tran and the branch update data register 256 of Tran would be the cache. Thus, targets sent from the decode stage could be stored speculatively in the branch update data register 256 of Tran, i.e. before the branch is fully executed.

- 19. One would have been motivated to make this modification because it allows for better performance, prediction and savings in cost leading to an efficient branch prediction mechanism which is the objective of the Chung invention (col. 2, lines 22-24).
- 20. Referring to claim 11, the combination of Chung in view of Tran et al. discloses the apparatus of claim 8, wherein the branch prediction unit (Chung: Branch Target Buffer 125) also stores the target of the branch instruction after the branch instruction has been fully executed (Chung: fig. 2, col. 4, lines 52-55, 39-43 indicates that the branch target is sent to be stored to the branch prediction unit after execution).
- 21. Referring to claim 12, the combination of Chung in view of Tran et al. discloses the apparatus of claim 11, the branch prediction unit predicts the target for the branch instruction before the target of the branch instruction is stored in the branch prediction unit (Chung: col. 4, lines 20-23 shows that the fetch logic 110 uses the predicted target for fetching before the target is stored in the branch target buffer 125 [col. 4, lines 52-55, 39-43]).

22. Referring to claim 13, the combination of Chung in view of Tran et al. teaches that the branch prediction unit predicts the target for the branch instruction by:

accessing at least one target stored in at least one of the cache (Tran: fig. 2, 256) and the branch prediction unit (Chung: fig. 1, 125);

prioritizing the accessed targets; and

generating a branch prediction based on the prioritized targets.

(Tran et al. teaches that if the currently fetched instruction's address is found in the branch holding register, the branch target (successor index col. 10, lines 21-27) is in the cache (branch update data register 256 col. 10, lines 21-26) and that target is used to generate prediction, otherwise the branch prediction array 255 (Chung: fig. 1, Branch Target Buffer 125) is accessed (col. 9, lines 19-25). Hence, Tran discloses a priority of first accessing the cache 256, then the branch prediction array 255.)

- 23. Referring to claim 14, Chung discloses an system comprising:
 - a processor capable of pipelining instructions (fig. 1);
- a decoder to determine a target of a branch instruction (Although not explicitly mentioned this limitation is deemed inherent because as the decode stage is the first stage to realize whether or not the fetched instruction is a branch or not and as Chung discloses that the decoder sends the target to the branch target buffer 125 (col. 4, lines 50-53, 39-43) the target must be determined by the decoder);

a cache (fig. 1, branch target buffer 125) to store the target of the branch instruction (col. 4, lines 50-52, 39-41; the target sent from the decoder is stored to the branch target buffer 125); and

a branch prediction unit (fig. 1, branch target buffer 125 and branch prediction control 135) to, upon re-encountering the branch instruction, predict the target of the branch instruction by accessing the target of the branch instruction stored in the cache (col. 4, lines 13-16, 20-23).

- 24. Chung differs from the instant invention because he does not mention that the target of the branch instruction is stored in a cache before the branch is fully executed.
- 25. Tran et al. teach the use of an update unit (fig. 2, branch holding register 250, branch update data register 256, comparator 253, and input/output mux 254,257), which allows branch prediction information, including branch targets (successor index col. 10, lines 21-27), to be updated speculatively i.e. before the branch is fully executed (col. 2, lines 63-64). Only when the branch instruction is fully executed i.e. becomes non-speculative is the update data written to the branch prediction array 255 (col. 11, lines 15-17). They further teach that if speculative updates were written directly into the array 255, then the branch information would be skewed with incorrect data if the speculation were wrong resulting in worsened prediction (col. 3, lines 8-12). Performance may be increased by speculatively updating branch prediction information (col. 3, lines 18-20). Moreover, the use of this update unit results in savings in cost and die area (col. 2, lines 49-50).
- 26. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to have modified Chung's branch prediction mechanism by adding an update unit like that of Tran et al.. The Branch Target Buffer 125 of Chung would be in the place of the branch prediction array 255 of Tran and the branch update data register 256 of Tran would be the cache. Thus, targets sent from the decode stage could be stored

speculatively in the branch update data register 256 of Tran, i.e. before the branch is fully executed.

- 27. One would have been motivated to make this modification because it allows for better performance, prediction and savings in cost leading to an efficient branch prediction mechanism which is the objective of the Chung invention (col. 2, lines 22-24).
- 28. Referring to claim 17, the combination of Chung in view of Tran et al. discloses the system of claim 14, wherein the branch prediction unit (Chung: Branch Target Buffer 125) also stores the target of the branch instruction after the branch instruction has been fully executed (Chung: fig. 2, col. 4, lines 52-55, 39-43 indicates that the branch target is sent to be stored to the branch prediction unit after execution).
- 29. Referring to claim 18, the combination of Chung in view of Tran et al. discloses the system of claim 17, wherein the branch prediction unit predicts the target for the branch instruction before the target of the branch instruction is stored in the branch prediction unit (Chung: col. 4, lines 20-23 shows that the fetch logic 110 uses the predicted target for fetching before the target is stored in the branch target buffer 125 [col. 4, lines 52-55, 39-43]).
- 30. Referring to claim 19, the combination of Chung in view of Tran et al. teaches that the branch prediction unit predicts the target for the branch instruction by:

accessing at least one target stored in at least one of the cache (Tran: fig. 2, 256) and the branch prediction unit (Chung: fig. 1, 125);

prioritizing the accessed targets; and

generating a branch prediction based on the prioritized targets.

(Tran et al. teaches that if the currently fetched instruction's address is found in the branch holding register, the branch target (successor index col. 10, lines 21-27) is in the cache (branch update data register 256 col. 10, lines 21-26) and that target is used to generate prediction, otherwise the branch prediction array 255 (Chung: fig. 1, Branch Target Buffer 125) is accessed (col. 9, lines 19-25). Hence, Tran discloses a priority of first accessing the cache 256, then the branch prediction array 255.)

- 31. Claims 2, 3, 9, 10, 15, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chung in view of Tran et al., as applied above, and further in view of Rappaport et al. (US006601161B2).
- 32. Referring to claim 2, Chung in view Tran et al. does not explicitly mention that the branch instruction is a direct branch.
- 33. Rappoport et al. teach that the target of a direct branch is known after the decode stage (col. 12, lines 34-36).
- 34. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to store the target of a branch instruction that is a direct branch.
- One would have been motivated to realize this because Chung mentions that the decode stage sends the branch target to be stored (col. 4, lines 50-52, 39-43) and Rappoport teaches that the target of a direct branch is known after the decode stage hence the target of a direct branch is to be stored.

- 36. Referring to claim 3, although Chung in view Tran et al. in further view of Rappoport does not explicitly mention that the branch instruction is a backward branch, a direct branch jumping to a previous memory location is a backward branch and hence the limitation is deemed inherent.
- 37. Referring to claim 9, Chung in view Tran et al. does not explicitly mention that the decoder determines the target of a direct branch instruction.
- 38. Rappoport et al. teach that the target of a direct branch is known after the decode stage (col. 12, lines 34-36).
- 39. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to store the target of a branch instruction that is a direct branch.
- 40. One would have been motivated to realize this because Chung mentions that the decode stage sends the branch target to be stored (col. 4, lines 50-52, 39-43) and Rappoport teaches that the target of a direct branch is known after the decode stage hence the target of a direct branch is to be stored.
- 41. Referring to claim 10, although Chung in view Tran et al. further in view of Rappoport does not explicitly mention that the decoder determines the target of a backward branch instruction, a direct branch jumping to a previous memory location is a backward branch and hence the limitation is deemed inherent.

- 42. Referring to claim 15, Chung in view Tran et al. does not explicitly mention that the decoder determines the target of a direct branch instruction.
- 43. Rappoport et al. teach that the target of a direct branch is known after the decode stage (col. 12, lines 34-36).
- 44. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to store the target of a branch instruction that is a direct branch.
- 45. One would have been motivated to realize this because Chung mentions that the decode stage sends the branch target to be stored (col. 4, lines 50-52, 39-43) and Rappoport teaches that the target of a direct branch is known after the decode stage hence the target of a direct branch is to be stored.
- 46. Referring to claim 16, although Chung in view Tran et al. further in view of Rappoport does not explicitly mention that the decoder determines the target of a backward branch instruction, a direct branch jumping to a previous memory location is a backward branch and hence the limitation is deemed inherent.

Response to Arguments

- 47. Applicant's arguments filed on April 19, 2004, have been fully considered but they are not persuasive.
- 48. Applicant argues the novelty/rejection of claim 1 on page 7 of the remarks, in substance that:

"Based on the examiner's analysis of claim 1, it appears that the examiner is arguing that although Tran does not expressly disclose that the target of the branch instruction is stored before the branch instruction is fully executed as recited in claim 1, Tran is inherently capable of storing the target of the branch instruction before the branch instruction is fully executed."

- 49. These arguments, which also relate to the arguments for claims 8 and 14, are not found persuasive for the following reasons:
- a) Contrary to applicant's assertion, the examiner is not arguing that Tran is inherently capable of storing the target of the branch instruction before the branch instruction is fully executed. Instead, Tran has actually taught that such information is stored prior to the branch being fully executed. For further clarification, see column 10, lines 3-33. More specifically, when a branch instruction is fetched from main memory, the prefetch/predecode unit 202 (Fig. 1) produces prediction information associated with that branch instruction and stores it into the branch update data register 256 shown in Fig.2. The prediction information includes a successor index which is used for addressing the instruction cache to fetch the branch instruction's predicted successor (target). As a result, it can be seen that a target is determined during a fetch stage as the examiner stated in the previous Office Action. Also, see column 9, lines 25-29. If the correctly predicted branch is re-encountered, then the stored prediction information, in update register 256, will be accessed again. And, as the examiner stated in the previous Office Action, this storing of prediction information in the update register 256 is speculative in that the branch has not been fully executed yet. Therefore, any prediction information written is merely speculation as to what the actual outcome of the branch will be.

Conclusion

50. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David J. Huisman whose telephone number is (703) 305-7811. The examiner can normally be reached on Monday-Friday (8:00-4:30).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

David J. Huisman June 16, 2004

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100